		o in the processors.	,
	(b)	Explain Interrupts of TMS 320C54XX Processor	
			7
9.	(a)	Draw and explain the architecture of TMS 320Co	6X. 7
	(b)	Explain how to build project in code composer stu in detail.	dio 6
OR			
10.	(a)	Draw and explain the architecture of Motor	ola
		DSP 563XX.	7
	(b)	Compare the features of TMS 320C6 with Motor	ola
		DSP 563XX.	6
11.	Explain the real time filtering using FFT by overlap and		
		e method and overlap and add method. Find the out using overlap save method if $x(n) = \{2, 1, 3, 4\}$	-
		$\{1, 2\}$ & $h(n) = \{1, -1, 1\}$ .	13
OR			
12.	(a)	Explain decimation filter with necessary express and waveforms.	sion 7
	(b)	Write the technical notes on wavelet filter.	6

7050

Explain any four addressing modes of TMS 320C

54XX processors

## NTK/KW/15/7530/7538

## Faculty of Engineering & Technology Seventh Semester B.E. (Electronics Engg.)/ET/EC (C.B.S.) Examination DSP PROCESSOR & ARCHITECTURE

Time—Three Hours]

[Maximum Marks—80

## INSTRUCTIONS TO CANDIDATES

- (1) All questions carry marks as indicated.
- (2) Solve Question No. 1 OR Questions No. 2.
- (3) Solve Question No. 3 OR Questions No. 4.
- (4) Solve Question No. **5 OR** Questions No. **6**.
- (5) Solve Question No. 7 OR Questions No. 8.
- (6) Solve Question No. 9 OR Questions No. 10.
- (7) Solve Question No. 11 OR Questions No. 12.
- (8) Due credit will be given to neatness and adequate dimensions.
- (9) Assume suitable data wherever necessary.
- (10) Illustrate your answers wherever necessary with the help of neat sketches.
- (11) Use of non-programmable calculator is permitted.

MVM—47627 1 Contd.

MVM—47627

8.

(a) Draw and explain the VLIW architecture in detail. SQRA\*\*AR2 Show the table showing contents of instruction pipeline. (b) Draw and explain multiplier and multiplier accumulator unit. 6 (b) Explain the instruction: OR (i) LST Explain how pipelining structure improves throughput 2. LACC of P-DSPs. 7 (iii) SAMM Explain the various addressing modes of P-DSPs (Any THREE). (iv) SAR 6 SACC Draw and explain the architecture of TMS 320 C 5X. (vi) LDP. 7 13 OR OR (a) Explain the status register ST0 & ST1 of C 5X. Explain Operation Block Diagram of DSP starter 7 kit. 7 Explain the AL syntax of TMS320C5X. 6 Write an ALP of Square Wave Generation. Consider the following program involving only single 5. (a) Draw and explain bus structure of TMS 320C54XX. word instructions: ADD\*1 (b) Explain the internal memory organization of **SAMMTREGO** TMS 320C54XX. MPY\*\* OR MVM-47627 2 Contd. MVM-47627 Contd.