# http://www.rtmnuonline.com

## VKR/KS/13/3270/3362

## Faculty of Engineering & Technology Eighth Semester B.E. (Electronics)/E.D.T. Examination DIGITAL SYSTEM DESIGN

Sections-A & B

Time: Three Hours]

[Maximum Marks: 80

## INSTRUCTIONS TO CANDIDATES

- (1) All questions carry marks as indicated.
- (2) Answer THREE questions from Section A and THREE questions from Section B.
- (3) Due credit will be given to neatness and adequate dimensions.
- (4) Assume suitable data wherever necessary.

### SECTION-A

1. (a) Explain data objects in VHDL.

7

- (b) Explain Top down and bottom up approach for digital system design in VHDL.
  7
- (a) Write a VHDL code for a four bit barrel shifter.
  - (b) Write a VHDL code for 8 bit full adder using generate statement.

MNO-39073

1

(Contd.)

http://www.rtmnuonline.com5.

http://www.rtmnuonline.com