## B.E. (Elect. \& Telecommunication / Elect. \& Communication Engineering) <br> Seventh Semester (C.B.S.)

Elective - I : VLSI Signal Processing
P. Pages : 3

NRJ/KW/17/4597
Time : Three Hours


Max. Marks : 80

Notes : 1. All questions carry marks as indicated.
2. Solve Question 1 OR Questions No. 2.
3. Solve Question 3 OR Questions No. 4.
4. Solve Question 5 OR Questions No. 6.
5. Solve Question 7 OR Questions No. 8.
6. Solve Question 9 OR Questions No. 10.
7. Solve Question 11 OR Questions No. 12.
8. Due credit will be given to neatness and adequate dimensions.
9. Assume suitable data whenever necessary.
10. Illustrate your answers whenever necessary with the help of neat sketches.
11. Use of non programmable calculator is permitted.

1. a) Consider a direct form implementation of the FIR filter,
$\mathrm{y}(\mathrm{n})=\mathrm{a} \cdot \mathrm{x}(\mathrm{n})+\mathrm{b} \cdot \mathrm{x}(\mathrm{n}-1)+\mathrm{c} \cdot \mathrm{x}(\mathrm{n}-2)$
Explain how critical path can be reduced with the help of pipelined architecture.
b) In the signal flow graph (SFG) shown in fig. 1 the computation time for each node is
assumed to be 1 u.t.
a) Calculate the critical path computation time.
b) The critical path has been reduced to 2 u.t. by inserting 3 extra delay. Is this a valid pipelining? If not obtain an appropriate pipelined circuit with critical path of 2 u.t.


Fig. 1
OR
2. a) Explain how pipelining can be used for reducing power consumption.
b) Explain how parallel processing can be used for reducing power consumption.
3. a) Demonstrate how shortest path algorithms can be used to solve a system of $\mathrm{M}=5$ inequalities.

$$
\begin{aligned}
& \mathrm{r}_{1}-\mathrm{r}_{2} \leq 0 \\
& \mathrm{r}_{3}-\mathrm{r}_{1} \leq 5 \\
& \mathrm{r}_{4}-\mathrm{r}_{1} \leq 4 \\
& \mathrm{r}_{4}-\mathrm{r}_{3} \leq-1 \\
& \mathrm{r}_{3}-\mathrm{r}_{2} \leq 2
\end{aligned}
$$

b) What is Retiming? Explain properties of Retiming.

## OR

4. For a given DFG obtain retiming solution for desired clock period $\mathrm{C}=3$ also draw retiming DFG. (fig. 3)
(1)

Fig. 3
5. a) Design unfolded architecture with $J=3$ for the given DFG. (fig. 4). 退: Unfolding factor

b) Give the properties of unfolding.

OR
6. a) Explain word level and Bit level processing.
b) Consider a DSP program that produces $y(n)=a \cdot x(n)+b \cdot x(n-4)+c \cdot x(n-6)$ shown in figure 5 with $\mathrm{J}=3$.


Figure 5
find, 1) Unfolded architecture
2) Parallel processing architecture.
7. a) Fold the retimed DFG of fig 6 using the folding set given as
$S_{1}=\{4,2,3,1\}$ and $S_{2}=\{5,8,6,7\}$.


Assume following data :
Addition and multiplication require 1 and 2 u.t. respectively $1-$ stage pipelined address and 2 stage pipelined multipliers are available. Folding factor is $N=4$. Each operator is clocked with clock period 1 u.t. The folding set are given as
$S_{1}=\{4,2,3,1\}$ and $S_{2}=\{5,8,6,7\}$.
b) Explain folding transformation.

## OR

8. Consider a DSP program that perform transpose operation of $3 \times 3$ matrix shown in fig.

$$
\text { The Matrix }=\left[\begin{array}{ccc}
a & b & c \\
d & e & f \\
g & h & i
\end{array}\right]
$$

find,

1) Lifetime analysis
2) Data allocation using forward backward register allocation.
3) Register minimization of folded architecture.
9. a) Construct a $2 \times 2$ convolution algorithm using cook toom algorithm with $\beta=0, \pm 1$.
b) Write steps for solving modified cook toom algorithm.

## OR

10. a) Consider a $2 \times 3$ linear convolution, construct an efficient realization using winograd algorithm with,

$$
\mathrm{m}(\mathrm{p})=\mathrm{p}(\mathrm{p}-1)\left(\mathrm{p}^{2}+1\right)
$$

b) Explain modified winograd algorithm in short.
11. Explain in detail,
a) Fast Convolution
b) Cyclic Convolution

## OR

12. a) Construct a $4 \times 4$ line as convolution algorithm using $2 \times 2$ short convolution.
b) Define Iterated convolution \& write its algorithm.
