## Third Semester B. E. (CSE) (CBS) Examination

## COMPUTER ARCHITECTURE AND ORGANISATION

Time: Three Hours]

[ Max. Marks: 80

- N. B. : (1) All questions carry marks as indicated.
  - (2) Solve Six questions as follows:

Que. No. 1 OR Que. No. 2

Que. No. 3 OR Que. No. 4

Que. No. 5 OR Que. No. 6

Que. No. 7 OR Que. No. 8

Que. No. 9 OR Que. No. 10

Que. No. 11 OR Que. No. 12

- (3) Due credit will be given to neatness and adequate dimensions.
- (4) Illustrate your answers wherever necessary with the help of figures / drawings.
- 1. (a) Consider the following possibilities for saving the return address of an subroutine.
  - (i) In a process register.
  - (ii) In a memory location associated with the call, so that different location is used when subroutine is called from different places.
  - (iii) On a stack.

Which of there possibilities supports supportive nesting and which supports subroutine recursion and why?

- (b) Register R5 is used in a program to point the top of stack containing 32-bit number. Write a sequence of instruction using Index Auto increment and Auto decrement addressing modes to program each of following tasks:—
  - (i) POP two items off the stack, add them and push result onto stack.
  - (ii) Copy fifth element from top into register R3.
  - (iii) Remove top ten items from the stack.

For each case, assume stack contains ten or more elements.

## OR

- 2. (a) Explain various bus structures of computer. 7
  - (b) Explain various addressing modes with examples which are used in instruction set-design.
- 3. (a) Write and explain carry look ahead addition with circuit diagram.
  - (b) Multiply the following with the help of Booths algorithm (-13) x (11)

## OR

- 4. (a) Represent:---
  - (i)  $(450.725)_{10}$
  - (ii) 0.000125
  - (iii)  $3.295 \times 10^2$

in double precision IEEE format.

6

•			
(a)	Short note on	(Any Two):	
•	(i) Memory i	interleving.	
	(ii) Associativ	ve memory.	
	(iii) Page tab	le and page replacemen	it.
(b)	Draw the bloc memory using	k diagram to implemen 512 k x 8 memory ch	it $8M \times 32$ ips.
		OR	
(a)	64 blocks sets	. The main memory cor	of a total o ntains 4090
	(i) How ma address.	my bits are there in a ma	ain memory
			of the TAG
(b)	Explain virtual of reference w	memory system and concervith their types.	pt of locality
(a)	with diagram.		
(b)	Explain Magn of CD-ROM.		and working
	•	OR	
(a)	Explain interr	upts with their types.	•
TK/K	w/15 - 7329	3	Contd
	(b) (a) (b) (a) (a)	(i) Memory (ii) Associative (iii) Page tab (b) Draw the block memory using  (a) A block set as 64 blocks each conductive (i) How man address. (ii) How man address. (iii) How man address. (b) Explain virtual of reference with diagram. (b) Explain Magn of CD-ROM.	<ul> <li>(i) Memory interleving.</li> <li>(ii) Associative memory.</li> <li>(iii) Page table and page replacement memory using 512 k x 8 memory characters.</li> <li>(a) A block set associative cache consist of 64 blocks sets. The main memory control blocks each consisting of 128 words.</li> <li>(i) How many bits are there in a manaddress.</li> <li>(ii) How many bits are there in each SET and WORD fields.</li> <li>(b) Explain virtual memory system and concern of reference with their types.</li> <li>(a) What is Bus arbitration? Explain their twith diagram.</li> <li>(b) Explain Magnetic disk, its operations and of CD-ROM.</li> <li>OR</li> <li>(a) Explain interrupts with their types.</li> </ul>

(b) Explain circuit arrangement for binary division. 7

	(b)	Write a program that display the contents of 10 bytes of the main memory in hexadecimal format in a video display. Start at location LOC in the memory and use two hex character per byte. 6
9.	(a)	What mechanism a pipelined machine must provide for dealing with branch instruction? Explain with example.
	(b)	Give the features of RISC and CISC architectures.
		OR
10.	(a)	A program loop ends with a conditional branch to the beginning of the loop. How would you implement this loop on a pipelined computer that are a delay
		branching with one delay slot? Under what condition would you be able to put useful instruction in the delay slot?
	(b)	Explain data dependency in detail with example.
11.	(a)	What is the need of parallel processing? Explain the classification of parallel architecture.
	(b)	Explain multicase architecture with suitable diagram.
12.	Shor	OR t note on (Any Two):—
	(i)	Array processor.
	(ii)	Vector processor.
•	(iii)	Array processor. 14
M'I'	K/KV	V/15 7329 4 3250