B.E. (Computer Science & Engineering) (New) Third Semester (C.B.S.)

Computer Architecture & Organization

P. Pages: 2 Time: Three Hours			1818 1818 1818 1818 1818		NIR/KW/18/33 Max. Marks :	R/KW/18/3326 Iax. Marks: 80	
	Note	es: 1. 2. 3. 4. 5. 6. 7. 8.	All questions carry ma Solve Question 1 OR Solve Question 3 OR Solve Question 5 OR Solve Question 7 OR Solve Question 9 OR Solve Question 11 OR Due credit will be give	Questions No. 2. Questions No. 4. Questions No. 6. Questions No. 8. Questions No. 10.	nensions.		
1.	a)	-	_	des with examples which are us	_	7	
	b)	Discuss	single and three bus ar	chitecture with the help of diag	ram.	6	
				OR			
2.	a)	Differentiate between Hardwired control unit and microprogrammed control unit.			7		
	b)	Explain zero address, one address and two address instructions with example. Solve $(A*B)+(C*D)$					
3.	a)	Give the non-restoring integer division algorithm. Also draw the necessary circuit arrangement for the same and solve 10/3.					
	b)	point fo	rmat	er in IEEE single precision and	double precision floating	7	
		a) 0.0	000138	b) 411.1825 OR			
4.	a)	Describ	e Booth's algorithm for	multiplication of two binary nu	umbers and multiply 20*-4	7	
	b)	Design	a carry look ahead adde	er.		7	
5.	a)	i) Le ii) Op	ast recently used otimal page replacement	t ratio for the given page address t policy. e address stream $\rightarrow [2,3,2,1,5,5]$	-	6	
	b)	Write a	note on multiple modu	le memory system.		7	
				OR			
6.	a)	Draw a	nd explain internal struc	cture of cache.		6	

	b)	Explain the concept of memory hierarchy and characteristics of memory.	7		
7.	a)	Explain direct memory access in detail.			
	b)	Write a short note on hard disk and floppy disk.	6		
		OR			
8.	a)	Differentiate between synchronous & Asynchronous data transfer.			
	b)	Explain I/O mapped I/O and memory mapped I/O. State the advantage of I/O mapped I/O over memory mapped I/O.	6		
9.	a)	State and explain various hazards in instruction pipelining with proper example of each.	7		
	b)	Discuss in brief about delayed branching.	6		
		OR			
10.	a)	Draw a typical hardware for a four stage instruction pipelining and explain it.	7		
	b)	Explain data dependency in detail with example.	6		
11.	a)	Draw and explain the uniform and non-uniform memory access multiprocessor system.	7		
	b)	Write a short note on array processor.	7		
		OR			
12.	a)	Explain vector processor with suitable example.	7		
	b)	Describe the loosely and tightly coupled multi-computer system.	7		
