## B.E. (Computer Science \& Engineering) (New) Third Semester (C.B.S.)

Digital Circuits \& Fundamentals of Microprocessor
P. Pages : 2

NRT/KS/19/3324
Time: Three Hours


Max. Marks : 80

Notes : 1. All questions carry marks as indicated.
2. Solve Question 1 OR Questions No. 2.
3. Solve Question 3 OR Questions No. 4.
4. Solve Question 5 OR Questions No. 6.
5. Solve Question 7 OR Questions No. 8.
6. Solve Question 9 OR Questions No. 10.
7. Solve Question 11 OR Questions No. 12.
8. Due credit will be given to neatness and adequate dimensions.
9. Assume suitable data whenever necessary.
10. Illustrate your answers whenever necessary with the help of neat sketches.

1. a) Convert the following
i) $\quad(27.125)_{10} \rightarrow(?)_{8} \rightarrow(?) 16$
ii) $\quad(101011)_{\text {gray }} \rightarrow(?)_{\text {Binary }}$
iii) $(10.655)_{10} \rightarrow(?)_{2} \rightarrow(?)_{\mathrm{BCD}}$
b) Realize X-OR gate using NOR gate
c) $\quad$ Minimize $f_{2}(A, B, C, D)=\Sigma \mathrm{m}(0,1,5,9,11,14,15)+\Sigma \mathrm{d}(10,13)$ using $k-$ map.

## OR

2. a) Explain and prove De-Morgan's Theorem.
b) Express the following function in standard sop form

$$
\mathrm{f}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=(\overline{\mathrm{A}}+\mathrm{BC})(\mathrm{B}+\overline{\mathrm{C}} \mathrm{D})
$$

c) Simplify the following expression and implement it with NAND gate circuit
3. a) Design BCD to 7 segment decoder for common cathode configuration.
b) Draw \& explain full adder using two half adders and one OR gate.

## OR

4. a) Implement the following using 4:1 multiplexer

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(1,2,3,4,5,8,9,12)
$$

b) Implement the following using 3:8 decoder circuit
i) $\quad f_{1}(A, B, C)=\Sigma m(0,3,2,4)$
ii) $\quad \mathrm{f}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\pi \mathrm{M}(1,2,5,6)$
5. a) Explain the Race - around condition of JK-F/F. Also explain how it can be avoided in master salve JK flip flop
b) Differentiate between combinational circuit and sequential circuit.

## OR

6. a) Write notes on:
i) Excitation table for flip flop 3
ii) Use of preset and clear terminals of flip flop.
b) Explain different methods of triggering in flip-flop.
c) Draw and explain how a Latch can be used as 1 bit memory cell.
7. a) Draw and explain 4 bit parallel input serial output (PISO) shift register.
b) Convert the following
i) JK flip flop to SR flip flop
ii) T flip flop to JK flip flop

## OR

8. a) Draw and explain 3 bit Down-counter (Synchronous) using JK F/F
b) Draw and explain Johnson counter with state diagram, sequence table and Timing diagram upto 4 bit.
9. a) Draw and explain the architecture of up 8085
b) Write short note on
i) ROM
ii) PLA and PAL

OR
10. a) Give the format of Flag register in 8085. Explain each flag.
b) Explain the classification of memories and their characteristics.
11. a) Draw and explain hardware Interrupt in 8085.
b) Write ALP to find the number of negative elements (most significant bit 1) in a block of data The length of the block is in memory location 2200 H and the block itself begins from location 2201 H , store the number of negative elements in memory location 2300 H

## OR

12. a) Explain the following
i) ANA M
ii) PCHL
iii) JPO address
b) Draw and explain timing diagram of instruction MVI A, 30 H
