# Analog Circuits \& Design 

P. Pages : 2

Time : Three Hours

Notes : 1. All questions carry marks as indicated.
2. Solve Question 1 OR Questions No. 2.
3. Solve Question 3 OR Questions No. 4.
4. Solve Question 5 OR Questions No. 6.
5. Solve Question 7 OR Questions No. 8.
6. Solve Question 9 OR Questions No. 10.
7. Solve Question 11 OR Questions No. 12.
8. Due credit will be given to neatness and adequate dimensions.
9. Assume suitable data whenever necessary.
10. Illustrate your answers whenever necessary with the help of neat sketches.

1. a) Draw equivalent circuit of Op-Amp and List the ideal characteristics of an Operational amplifier.
b) Define following parameters as applied to an OP-AMP.
i) CMRR (Common Mode Rejection Ratio)
iii) Slew Rate
ii) PSRR

OR
2. a) Design a dual input balanced output differential amplifier with a constant current bias (Using diodes) to satisfy the following requirements.
Differential voltage gain, $\mathrm{A}_{\mathrm{d}}=40 \pm 10$ current supplied by the constant current bias circuit $=4 \mathrm{~mA}$, supply voltage $= \pm 10 \mathrm{~V}$.
b) For an inverting amplifier following data are given:
$\mathrm{A}=2 \times 10^{5}, \mathrm{R}_{\mathrm{i}}=2 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{o}}=75 \Omega, \mathrm{UGB}=1 \mathrm{MHz}$ Supply voltage $= \pm 15 \mathrm{~V}$. Compute closed loop parameters $A_{f}, R_{\text {if }}, R_{\text {of }}, \mathrm{F}_{\mathrm{f}} \& \mathrm{~V}_{\mathrm{ooT}}$.
3. a) What are the advantages of Instrumentation amplifier? Draw the circuit of differential amplifier with three OP-AMPs and derive the expression for its output voltage.
b) Design an Op-Amp differentiator that-will differentiate an input signal in the frequency range 500 Hz to 2500 Hz . Also draw the out-put waveform for the designed circuit if input is 1 V peak at 2000 Hz (sine wave).

## OR

4. a) Draw the circuit of practical temperature compensated logarithmic amplifier and derive the expression for $\mathrm{o} / \mathrm{p}$ voltage.
b) Design the Op-Amp circuit which can give the output as: $\mathrm{V}_{0}=2 \mathrm{~V}_{1}-3 \mathrm{~V}_{2}+4 \mathrm{~V}_{3}-5 \mathrm{~V}_{4}$,
5. a) Draw the circuit diagram and explain the working of precision full wave rectifier. Derive the expression for output voltage.
b) For a Schmitt trigger using OP-Amp shown in fig. $\mathrm{R}_{1}=50 \mathrm{k} \Omega \& \mathrm{R}_{2}=1 \mathrm{k} \Omega . \pm \mathrm{V}_{\text {sat }}=12 \mathrm{~V}$


Find the value of $\mathrm{V}_{\mathrm{LT}}, \mathrm{V}_{\mathrm{UT}} \& \mathrm{~V}_{\mathrm{H}}$. Draw Hysteresis curve.

## OR

6. a) Draw the circuit diagram of IC 555 as table multivibrator to generate the output signal with frequency 2 kHz \& duty cycle of $75 \%$.
b) Draw \& Explain R-2R Ladder type D to A converter.
7. Design a stepdown SMPS to give 5V, Io = 8 AMP unregulated inputeis 20V. Switching frequency is 25 kHz . Assume reference voltage is $2 \mathrm{~V} . \mathrm{V}_{\text {sat }}=1.2 \mathrm{~N}, \mathrm{tsw}=1.1 \mu \mathrm{sec} \&$ $\mathrm{V}_{\text {DON }}=1 \mathrm{~V}$. The output ripple should be limited to less than $80 \mathrm{mV}(\mathrm{p}-\mathrm{p})$. Also calculate efficiency of SMPS.

## OR

8. Design a series voltage regulator to give $\mathrm{V}_{\mathrm{o}}=12 \mathrm{~V}$ at $350 \mathrm{~mA} . \mathrm{V}_{\mathrm{i}}=26 \mathrm{v} \pm 15 \%, \mathrm{r}_{\mathrm{o}}=30 \mathrm{hm}, \mathrm{h}_{\mathrm{fe}}=40 \mathrm{~h}_{\mathrm{fe} 2}=100$. Find the values of $S_{v} \& R_{o}$.
9. a) Derive equation for frequency of oscillation and figure of merit for Hartley oscillator.
b) Design RC phase shift oscillator to give frequency of oscillation 12 kHz . The peak to peak output should be 10 V .

## OR

10. a) Derive expression for frequency of oscillation and figure of merit for Wein Bridge oscillator.
b) Design a Wein bridge oscillator for $\mathrm{f}_{\mathrm{o}}=5 \mathrm{kHz} \& \mathrm{~V}_{\mathrm{op}-\mathrm{p}}=14 \mathrm{~V}$.
11. a) Design a Butterworth filter such that relative attenuation is less than 2 dB for frequencies
less than 400 Hz \& the attenuation is greater than 20 dB for frequency greater than 4 kHz
b) Design $4^{\text {th }}$ order high pass filer with cut-off frequency of 8 kHz . [Assume $\mathrm{C}=0.1 \mu \mathrm{~F}$ ]

## OR

12. a) Design a band pass filter so that centre frequency
$\mathrm{F}_{\mathrm{o}}=2 \mathrm{kHz}, \mathrm{Q}=6 \& \mathrm{~A}_{\mathrm{F}}=10$. Choose $\mathrm{C}_{1}=\mathrm{C}_{2}=0.01 \mu \mathrm{~F}$.
b) Write short note on "Design of relay driver circuit".
