# B.E. (Elect. & Telecommunication / Elect. Communication Engineering) Seventh Semester (C.B.S.)

**Elective - I : VLSI Signal Processing** P. Pages: 2 NJR/KS/18/4597 Time : Three Hours Max. Marks: 80 Notes : 1. All questions carry marks as indicated. 2. Solve Question 1 OR Questions No. 2. Solve Question 3 OR Questions No. 4. 3. 4. Solve Question 5 OR Questions No. 6. 5. Solve Question 7 OR Questions No. 8. Solve Question 9 OR Questions No. 10. 6. Solve Question 11 OR Questions No. 12. 7. Due credit will be given to neatness and adequate dimensions. 8. Use of non programmable calculator is permitted. 9. Explain fine Grain Pipelining with the help of example. a) 7 Explain pipelining & parallel processing for low power. b) OR 2. It is necessary to reduce the power consumption of a system by atleast 5 times using 7 a) pipelining for threshold voltage of 0.4V and initial supply voltage of 5V, at what level should the system be pipelined? What is the supply voltage of pipelined system? Design a parallel system with L (level of parallel processing) = 3, n (iteration factor) = 3kb) 7 where k = no. of clock cycle. 3. What is retiming? Explain the method of retiming which uses Cutset in combination of a) Slowdown. With an example explain following: b) Retiming for clock period minimization. i) ii) Retiming for register minimization. OR Draw a constraint graph & use it to determine if following system of inequalities has a 7 4. a) solution and find a solution if one exits using Bellman - ford algorithm.  $\begin{cases} r_4 - r_3 \leq -1 & r_1 - r_2 \leq 0, \\ r_3 - r_2 \leq 2 & r_3 - r_1 \leq 5, \\ r_4 - r_1 \leq 4, \end{cases}$ Explain properties of retiming with an example. b) Describe how to design parallel processing architectures using unfolding. 5. a)

1

b) Show that unfolding preserves number of delays.

NJR/KS/18/4597

6

7

6

5

8

7

6

13

14

7

7

### a) Explain application of unfolding in

- i) Sample period Reduction
- ii) Parallel processing.

6.

- b) Design word level processing using unfolding.
- 7. a) Describe folding of Multirate systems.
  - b) What is the significance of life time analysis for register minimization.

#### OR

- **8.** a) Explain folding algorithm with an example.
  - b) Consider a DSP program that performs transpose operation of 3x3 matrix shown below. Find
    - a) Life time analysis
    - b) Data Allocation using forward backward method.
    - c) Register minimization. The matrix is
      - The matrix
      - d e f
      - g h i
- 9. a) Construct a 2x2 convolution algorithm using Cook Toom algorithm with  $\beta = 0, 1, 2$ .
  - b) Explain steps of modified Cook Toom algorithm.

#### OR

- 10. Construct a 2x3 convolution algorithm using modified Winograd algorithm with m(p) = p (p-1) (p+1)
- 11. Construct a 4x4 cyclic convolution algorithm using CRT with  $m(p) = p^4 1 = (p-1)(p+1)(p^2+1)$

## OR

• • • • • • • • •

- **12.** a) Construct a 3x3 fast convolution algorithm using inspection method.
  - b) Explain Iterated convolution. Procedure for fast convolution.