9. (a) Explain addressing modes of $\mu \mathrm{p} 8085$. 4
(b) Explain Architecture of 8085 in detail. 9

## OR

10. (a) Explain the following instructions :
(i) STAX B
(ii) Push B
(iii) DAD rp
(iv) LXI H, address.
(b) Explain the following pins of $\mu \mathrm{p} 8085$ :
(i) Ready
(ii) HOLD
(iii) HLDA.
11. (a) Write an assembly language program to arrange 10 bytes stored from 8000 H in descending order and store in memory locations starting from COOOH .
(b) Explain bit format of SIM and RIM instruction in 8085.

## OR

12. (a) Draw timing diagram of instruction SHLD 5000 H .

6
(b) Explain hardware interrupt structure of $\mu \mathrm{p} 8085$.

NTK/KW/15/7333

Faculty of Engineering \& Technology
Third Semester B.E. (Information Technology)
(C.B.S.) Examination

DIGITAL ELECTRONICS \& FUNDAMENTAL OF MICROPROCESSOR

## Paper-IV

Time-Three Hours]
[Maximum Marks-80

## INSTRUCTIONS TO CANDIDATES

(1) All questions carry marks as indicated.
(2) Answer SIX questions.
(3) Assume suitable data wherever necessary.
(4) Illustrate your answers wherever necessary with the help of neat sketches.

1. (a) Convert the following :
(i) $(596432.896)_{\mathrm{D}}=(?)_{B}$
(ii) $(10110101.0101)_{\mathrm{G}}=(?)_{\mathrm{B}}$
(iii) $(\mathrm{ABCD} . \mathrm{EF})_{\mathrm{H}}=($ ? )
(iv) $(7654.32)_{8}=(?)_{D}$
(b) Draw NAND and EX-OR gates and write their truth tables.

OR
MVM—47070
1
2. (a) Write short note on ASCII code.
(b) State law of complementation in boolean algebra.
(c) Simplify the following function using boolean algebra :
(i) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{ABC}+\mathrm{AB} \overline{\mathrm{C}}+\mathrm{A} \overline{\mathrm{B}}$
(ii) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\mathrm{ACD}+\overline{\mathrm{A} C D}+\mathrm{AB} \overline{\mathrm{C}}+\mathrm{ABC}$
(iii) $\begin{array}{r}\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\underset{\mathrm{A} \overline{\mathrm{B}} \mathrm{C} \overline{\mathrm{D}}+\overline{\mathrm{A}} \overline{\mathrm{B}} \overline{\mathrm{C}} \mathrm{D} \overline{\mathrm{D}}}{ }+\mathrm{ABCD}+ \\ \hline\end{array}$
3. (a) Simplify using K-map :
(i) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,4,5,8,9,12,13,15)$ $+\mathrm{d}(1,6,14)$
(ii) $f(A, B, C, D)=\pi M(0,4,7,13,15) \quad 6$
(b) Express given function in standard SOP and standard POS forms :

$$
\mathrm{f}(\mathrm{~W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\overline{\mathrm{W}} \overline{\mathrm{X}} \mathrm{Z}+\mathrm{WX} \bar{Y} Z+\mathrm{WY} \bar{Z} .
$$

(c) Explain Min and Max terms.

## OR

4. (a) Simplify using K-map and implement using NAND gates only :
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,4,6,8,10,12,14) .7$
(b) By finding standard POS form of :
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\mathrm{A} \overline{\mathrm{B}} \mathrm{C} \overline{\mathrm{D}}+\mathrm{AB} \overline{\mathrm{C}}+\overline{\mathrm{A}} \mathrm{BCD}+\mathrm{ACD}$
Write truth table of the function.
7
5. (a) Explain working of BCD adder circuit.

7
(b) Implement following functions using suitable decoders and logic gates :
(i) $\mathrm{f}_{1}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma \mathrm{m}(0,2,3,6,7)$
(ii) $\mathrm{f}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma \mathrm{m}(1,4,5,7)$.

## OR

6. (a) Implement the given function using $8: 1$ MUX : $\mathrm{f}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\Pi \mathrm{M}(0,4,7,11,12,15) . \quad 7$
(b) Design full subtractor circuit using logic gates.
7. (a) Explain working of SR flip flop using NAND gates only.
(b) What is race around condition in JK flip flop ?
(c) What is difference between synchronous and asynchronous counters ?

OR
8. (a) Design Mod-6 synchronous counter using D flip
flops.

8

(b) Convert the following :
(i) T to D flip flop
(ii) JK to SR flip flop.

